



### 1.7-W MONO FULLY DIFFERENTIAL AUDIO POWER AMPLIFIER

#### **FEATURES**

- Designed for Wireless or Cellular Handsets and PDAs
- 1.7 W Into 8 Ω From a 5-V Supply at THD = 10% (Typ)
- Low Supply Current: 4 mA typ at 5 V
- Shutdown Current: 0.01 μA Typ
- Fast Startup With Minimal Pop
- Only Three External Components
  - Improved PSRR (-80 dB) and Wide Supply Voltage (2.5 V to 5.5 V) for Direct Battery Operation
  - Fully Differential Design Reduces RF Rectification
  - 63 dB CMRR Eliminates Two Input Coupling Capacitors
- Pin to Pin Compatible With TPA2005D1 and TPA6211A1 in QFN Package
- Available in 3 mm X 3 mm QFN Package (DRB)

#### **APPLICATIONS**


- Ideal for Wireless Handsets
- PDAs
- Notebook Computers

#### DESCRIPTION


The TPA6204A1 is a 1.7-W mono fully-differential amplifier designed to drive a speaker with at least  $8-\Omega$  impedance while consuming only 20 mm<sup>2</sup> total printed-circuit board (PCB) area in most applications. The device operates from 2.5 V to 5.5 V, drawing only 4 mA of quiescent supply current. The TPA6204A1 is available in the space-saving 3 mm x 3 mm QFN (DRB) package.

The TPA6204A1 is ideal for PDA/smart phone applications due to features such as -80-dB supply voltage rejection from 20 Hz to 2 kHz, improved RF rectification immunity, small PCB area, and a fast startup with minimal pop.

#### **APPLICATION CIRCUIT**



(1) C(BYPASS) is optional.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ORDERING INFORMATION

	PACKAGED DEVICE				
	QFN (DRB)	MSOP (DGN)			
Device	TPA6204A1DRB	TPA6204A1DGN			
Symbolization	AYJ	ŤBD			

<sup>(1)</sup> The DRB is only available taped and reeled. To order taped and reeled parts, add the suffix R to the part number (TPA6204A1DRBR).

#### **TERMINAL FUNCTIONS**

TERMII	NAL	1/0	DESCRIPTION		
NAME	DRB	1/0	DESCRIPTION		
IN-	4	1	Negative differential input		
IN+	3	1	Positive differential input		
$V_{DD}$	6	I	Power supply		
V <sub>O+</sub>	5	0	Positive BTL output		
GND	7	1	High-current ground		
V <sub>O</sub> -	8	0	Negative BTL output		
SHUTDOWN	1	I	Shutdown terminal (active low logic)		
BYPASS	2		Mid-supply voltage, adding a bypass capacitor improves PSRR		
Thermal Pad	-	_	Connect to ground. Thermal pad must be soldered down in all applications to properly secure device on the PCB.		

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

		UNIT
Supply voltage, V <sub>DD</sub>	•	–0.3 V to 6 V
Input voltage, V <sub>I</sub>		–0.3 V to V <sub>DD</sub> + 0.3 V
Continuous total power dissipation		See Dissipation Rating Table
Operating free-air temperature, TA		-40°C to 85°C
Junction temperature, T <sub>J</sub>		-40°C to 150°C
Storage temperature, T <sub>Stg</sub>		−65°C to 85°C
Lead temperature 1,6 mm (1/16 Inch) from case for 10 seconds	DRB	260°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### PACKAGE DISSIPATION RATINGS

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR(1)	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	
DRB	2.7 W	21.8 mW/°C	1.7 W	1.4 W	

<sup>(1))</sup> Derating factor based on high-k board layout.

#### RECOMMENDED OPERATING CONDITIONS

		MI	N TY	P MAX	UNIT
Supply voltage, V <sub>DD</sub>			2.5	5.5	V
High-level input voltage, VIH	SHUTDOWN	1	.55		V
Low-level input voltage, V <sub>IL</sub>	SHUTDOWN			0.5	V
Operating free-air temperature, TA		-	-40	85	°C



## ELECTRICAL CHARACTERISTICS, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
Vos	Output offset voltage (measured differentially)	V <sub>I</sub> = 0 V differe	ntial, Gain = 1 V/V, V	/ <sub>DD</sub> = 5.5 V	-9	0.3	9	mV
PSRR	Power supply rejection ratio	$V_{DD} = 2.5 \text{ V to}$	V <sub>DD</sub> = 2.5 V to 5.5 V			-85	-60	dB
VIC	Common mode input range	$V_{DD} = 2.5 \text{ V to}$	5.5 V		0.5		V <sub>DD</sub> -0.8	V
OMPD		$V_{DD} = 5.5 V$ ,	V <sub>IC</sub> = 0.5 V to 4.7 V			-63	-40	-ID
CMRR	Common mode rejection ratio	V <sub>DD</sub> = 2.5 V,	V <sub>IC</sub> = 0.5 V to 1.7 V			-63	-40	dB
		Rι = 8 Ω.	Gain = 1 V/V,	V <sub>DD</sub> = 5.5 V		0.45		
	Low-output swing	$V_{IN+} = V_{DD}$	$V_{IN}$ = 0 V or	$V_{DD} = 3.6 \text{ V}$		0.37		V
		$V_{IN+} = 0 V$	$VIN^{-} = VDD$	V <sub>DD</sub> = 2.5 V		0.26	0.4	
		Rι = 8 Ω.	Gain = 1 V/V,	V <sub>DD</sub> = 5.5 V		4.95		
	High-output swing		$V_{IN-} = 0 V or$	V <sub>DD</sub> = 3.6 V		3.18		V
		$VIN^- = VDD$	$V_{IN+} = 0 V$	$V_{DD} = 2.5 \text{ V}$	2	2.13		
Пін	High-level input current, SHUT-DOWN	V <sub>DD</sub> = 5.5 V,	V <sub>I</sub> = 5.8 V			58	100	μΑ
	Low-level input current, SHUT-	V <sub>DD</sub> = 5.5 V,	V <sub>I</sub> = -0.3 V			3	100	μΑ
IQ	Quiescent current	$V_{DD} = 2.5 \text{ V to}$	5.5 V, no load			4	6	mA
I <sub>(SD)</sub>	Supply current	$V(\overline{SHUTDOWN}) \le 0.5 \text{ V}, V_{DD} = 2.5 \text{ V to } 5.5 \text{ V},$ R <sub>L</sub> = 8 $\Omega$			0.01	1	μА	
	Gain	R <sub>L</sub> = 8 Ω			38 kΩ R <sub>I</sub>	40 kΩ R <sub>I</sub>	42 kΩ R <sub>I</sub>	V/V
	Resistance from shutdown to GND					100		kΩ

# OPERATING CHARACTERISTICS, $T_A = 25^{\circ}C$ , Gain = 1 V/V

	PARAMETER	TEST COM	NDITIONS	MIN	TYP	MAX	UNIT
		TUD N 404 6 4111	V <sub>DD</sub> = 5 V		1.36		
		THD + N= 1%, f = 1 kHz, $R_L = 8 \Omega$	V <sub>DD</sub> = 3.6 V		0.72		W
Da	Output nouser	T	V <sub>DD</sub> = 2.5 V		0.33		
РО	Output power		V <sub>DD</sub> = 5 V		1.7		
		THD + N= 10%, f = 1 kHz, R <sub>I</sub> = 8 $\Omega$	V <sub>DD</sub> = 3.6 V		0.85		W
		K_ = 0 32	V <sub>DD</sub> = 2.5 V		0.4		
		$V_{DD} = 5 \text{ V}, P_{O} = 1 \text{ W}, R_{L} = 1 \text{ W}$	: 8 Ω, f = 1 kHz		0.02%		
THD+N	Total harmonic distortion plus noise	$V_{DD} = 3.6 \text{ V}, P_O = 0.5 \text{ W}, R_L = 8 \Omega, f = 1 \text{ kHz}$			0.02%		
		$V_{DD} = 2.5 \text{ V}, P_{O} = 200 \text{ mW}, R_{L} = 8 \Omega, f = 1 \text{ kHz}$			0.03%		
kova	Supply ripple rejection ratio	V <sub>DD</sub> = 3.6 V, Inputs ac-grounded	f = 217 Hz		-80		dB
ksvr		with $C_i = 2 \mu F$ , $V(RIPPLE) = 200 \text{ mV}_{pp}$	f = 20 Hz to 20 kHz	-70		QD	
SNR	Signal-to-noise ratio	$V_{DD} = 5 \text{ V}, \qquad P_{O} = 1 \text{ W},$	$R_L = 8 \Omega$		105		dB
.,	Output valters as in	$V_{DD} = 3.6 \text{ V},$ f = 20 Hz to 20 kHz,	No weighting		15		
V <sub>n</sub>	Output voltage noise	Inputs ac-grounded with $C_i = 2 \mu F$	A weighting	12			μV <sub>RMS</sub>
CMRR	Common mode rejection ratio	$V_{DD} = 3.6 V$ $V_{IC} = 1 V_{pp}$	f = 217 Hz		-65		dB
R <sub>F</sub>	Feedback resistance			38	40	44	kΩ
	Start-up time from shutdown	V <sub>DD</sub> = 3.6 V, C <sub>BYPASS</sub> =	0.1 μF		27		ms




#### **TYPICAL CHARACTERISTICS**


### **TABLE OF GRAPHS**

			FIGURE
_	0	vs Supply voltage	1
PO	Output power	vs Load resistance	2
PD	Power dissipation	vs Output power	3
		vs Output power	4
THD+N	Total harmonic distortion + noise	vs Frequency	5
		vs Common-mode input voltage	6
KSVR	Supply voltage rejection ratio	vs Frequency	7
	GSM Power supply rejection	vs Time	8
	GSM Power supply rejection	vs Frequency	9
	Closed loop gain/phase	vs Frequency	10
	Open loop gain/phase	vs Frequency	11
	0 1	vs Supply voltage	12
DD	Supply current	vs Shutdown voltage	13
	Start-up time	vs Bypass capacitor	14


## **OUTPUT POWER** SUPPLY VOLTAGE 3.5 f = 1 kHz Gain = 1 V/V - Output Power - W 2.5 $P_0$ = 8 $\Omega$ , THD 10% $P_0 = 8 \Omega$ , THD 1% 1.5 0.5 0 3.5 4.5 2.5 V<sub>DD</sub> - Supply Voltage - V Figure 1







# TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER



# TOTAL HARMONIC DISTORTION + NOISE vs COMMON MODE INPUT VOLTAGE






Figure 4

# TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY













Figure 8

### **GSM POWER SUPPLY REJECTION**








START-UP TIME







#### APPLICATION INFORMATION

#### **FULLY DIFFERENTIAL AMPLIFIER**

The TPA6204A1 is a fully differential amplifier with differential inputs and outputs. The fully differential amplifier consists of a differential amplifier and a common-mode amplifier. The differential amplifier ensures that the amplifier outputs a differential voltage that is equal to the differential input times the gain. The common-mode feedback ensures that the common-mode voltage at the output is biased around  $V_{DD}/2$  regardless of the common-mode voltage at the input.

#### **Advantages of Fully Differential Amplifiers**

- Input coupling capacitors not required: A fully differential amplifier with good CMRR, like the TPA6204A1, allows the inputs to be biased at voltage other than mid-supply. For example, if a DAC has mid-supply lower than the mid-supply of the TPA6204A1, the common-mode feedback circuit adjusts for that, and the TPA6204A1 outputs are still biased at mid-supply of the TPA6204A1. The inputs of the TPA6204A1 can be biased from 0.5 V to V<sub>DD</sub> 0.8 V. If the inputs are biased outside of that range, input coupling capacitors are required.
- Mid-supply bypass capacitor, C<sub>(BYPASS)</sub>, not required: The fully differential amplifier does not require a bypass capacitor. This is because any shift in the mid-supply affects both positive and negative

- channels equally and cancels at the differential output. However, removing the bypass capacitor slightly worsens power supply rejection ratio ( $k_{SVR}$ ), but a slight decrease of  $k_{SVR}$  may be acceptable when an additional component can be eliminated.
- Better RF-immunity: GSM handsets save power by turning on and shutting off the RF transmitter at a rate of 217 Hz. The transmitted signal is picked-up on input and output traces. The fully differential amplifier cancels the signal much better than the typical audio amplifier.


#### **APPLICATION SCHEMATICS**

Figure 15 through Figure 17 show application schematics for differential and single-ended inputs. Typical values are shown in Table 1.

**Table 1. Typical Component Values** 

COMPONENT	VALUE
RI	40 kΩ
C <sub>(BYPASS)</sub> (1)	0.22 μF
CS	1 μF
CI	0.22 μF

(1) C(BYPASS) is optional



(1) C(BYPASS) is optional

Figure 15. Typical Differential Input Application Schematic







Figure 16. Differential Input Application Schematic Optimized With Input Capacitors



- (1) C<sub>(BYPASS)</sub> is optional (2) Due to the fully differential design of this amplifier, the performance is severly degraded if you connect the unused input to BYPASS when using single-ended inputs.

Figure 17. Single-Ended Input Application Schematic



#### **SELECTING COMPONENTS**

#### Resistors (R<sub>I</sub>)

The input resistor  $(R_I)$  can be selected to set the gain of the amplifier according to equation 1.

$$Gain = R_F/R_I \tag{1}$$

The internal feedback resistors ( $R_F$ ) are trimmed to 40 k $\Omega$ .

Resistor matching is very important in fully differential amplifiers. The balance of the output on the reference voltage depends on matched ratios of the resistors. CMRR, PSRR, and the cancellation of the second harmonic distortion diminishes if resistor mismatch occurs. Therefore, it is recommended to use 1% tolerance resistors or better to keep the performance optimized.

#### USING LOW-ESR CAPACITORS

Low-ESR capacitors are recommended throughout this applications section. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance the more the real capacitor behaves like an ideal capacitor.

#### Bypass Capacitor (CBYPASS) and Start-Up Time


The internal voltage divider at the BYPASS pin of this device sets a mid-supply voltage for internal references and sets the output common mode voltage to  $V_{DD}/2$ . Adding a capacitor to this pin filters any noise into this pin and increases  $k_{SVR}$ .  $C_{(BYPASS)}$  also determines the rise time of  $V_{O+}$  and  $V_{O-}$  when the device is taken out of shutdown. The larger the capacitor, the slower the rise time. NO TAGNO TAGNO TAGNO TAGNO TAG show the relationship of  $C_{(BYPASS)}$  to start-up time.

#### Input Capacitor (C<sub>I</sub>)

The TPA6204A1 does not require input coupling capacitors if using a differential input source that is biased from 0.5 V to  $V_{DD}-0.8$  V. Use 1% tolerance or better gain-setting resistors if not using input coupling capacitors.

In the single-ended input application an input capacitor,  $C_I$ , is required to allow the amplifier to bias the input signal to the proper dc level. In this case,  $C_I$  and  $R_I$  form a high-pass filter with the corner frequency determined in equation 2.

$$f_{C} = \frac{1}{2\pi R_{I}C_{I}} \tag{2}$$



The value of  $C_l$  is important to consider as it directly affects the bass (low frequency) performance of the circuit. Consider the example where  $R_l$  is 10 k $\Omega$  and the specification calls for a flat bass response down to 100 Hz. Equation 2 is reconfigured as equation 3.

$$C_{\parallel} = \frac{1}{2\pi R_{\parallel} f_{C}}$$
 (3)

In this example,  $C_l$  is 0.16  $\mu$ F, so one would likely choose a value in the range of 0.22  $\mu$ F to 0.47  $\mu$ F. Ceramic capacitors should be used when possible, as they are the best choice in preventing leakage current. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications, as the dc level there is held at  $V_{DD}/2$ , which is likely higher than the source dc level. It is important to confirm the capacitor polarity in the application.

#### Decoupling Capacitor (C<sub>S</sub>)

The TPA6204A1 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1  $\mu F$  to 1  $\mu F$ , placed as close as possible to the device  $V_{DD}$  lead works best. For filtering lower frequency noise signals, a 10- $\mu F$  or greater capacitor placed near the audio power amplifier also helps, but is not required in most applications because of the high PSRR of this device.

(4)



#### **FULLY DIFFERENTIAL AMPLIFIER EFFICIENCY AND THERMAL INFORMATION**

Class-AB amplifiers are inefficient. The primary cause of these inefficiencies is voltage drop across the output stage transistors. There are two components of the internal voltage drop. One is the headroom or dc voltage drop that varies inversely to output power. The second component is due to the sinewave nature of the output. The total voltage drop can be calculated by subtracting the RMS value of the output voltage from VDD. The internal voltage drop multiplied by the average value of the supply current, IDD(avg), determines the internal power dissipation of the amplifier.

An easy-to-use equation to calculate efficiency starts out as being equal to the ratio of power from the power supply to the power delivered to the load. To accurately calculate the RMS and average values of power in the load and in the amplifier, the current and voltage waveform shapes must first be understood (see Figure 18).




Figure 18. Voltage and Current Waveforms for **BTL** Amplifiers

Although the voltages and currents for SE and BTL are sinusoidal in the load, currents from the supply are different between SE and BTL configurations. In an SE application the current waveform is a half-wave rectified shape, whereas in BTL it is a full-wave rectified waveform. This means RMS conversion factors are different. Keep in mind that for most of the waveform both the push and pull transistors are not on at the same time, which supports the fact that each amplifier in the BTL device only draws current from the supply for half the waveform. The following equations are the basis for calculating amplifier efficiency.

Efficiency of a BTL amplifier = 
$$\frac{P_L}{P_{SUP}}$$

$$P_L = \frac{V_L \text{rms}^2}{R_I}$$
, and  $V_{LRMS} = \frac{V_P}{\sqrt{2}}$ , therefore,  $P_L = \frac{V_P^2}{2R_I}$ 

and 
$$P_{SUP} = V_{DD}I_{DD}$$
 avg and  $I_{DD}$  avg  $= \frac{1}{\pi}\int_{0}^{\pi} \frac{V_{P}}{R_{I}} \sin(t) dt = -\frac{1}{\pi} \times \frac{V_{P}}{R_{L}} \left[\cos(t)\right]^{\frac{\pi}{0}} \frac{2V_{P}}{\pi R_{L}}$ 

Therefore,

$$P_{SUP} = \frac{2 V_{DD} V_{P}}{\pi R_{I}}$$

substituting P<sub>I</sub> and P<sub>SUP</sub> into equation 6.

Efficiency of a BTL amplifier 
$$= \frac{\frac{V_P^2}{2 R_L}}{\frac{2 V_{DD} V_P}{\pi R_L}} = \frac{\pi V_P}{4 V_{DD}}$$
Where:

$$V_P = \sqrt{2 P_L R_L}$$

Therefore,

$$\eta_{BTL} = \frac{\pi \sqrt{2 P_L R_L}}{4 V_{DD}}$$

P<sub>L</sub> = Power delivered to load

P<sub>SUP</sub> = Power drawn from power supply

V<sub>LRMS</sub> = RMS voltage on BTL load

 $R_L = Load resistance$ 

 $V_{\rm P}$  = Peak voltage on BTL load

I<sub>DD</sub>avg = Average current drawn from the power supply

V<sub>DD</sub> = Power supply voltage

 $\eta_{BTI}$  = Efficiency of a BTL amplifier

(5)



Table 2 and Table 3 employ equation (5) to calculate efficiencies for four different output power levels. Note that the efficiency of the amplifier is quite low for lower power levels and rises sharply as power to the load is increased resulting in a nearly flat internal power dissipation over the normal operating range. Note that the internal dissipation at full output power is less than in the half power range. Calculating the efficiency for a specific system is the key to proper power supply design. For a 1-W audio system with 8- $\Omega$  loads and a 5-V supply, the maximum draw on the power supply is almost 1.6 W.

A final point to remember about Class-AB amplifiers is how to manipulate the terms in the efficiency equation to the utmost advantage when possible.

A simple formula for calculating the maximum power dissipated,  $P_{Dmax}$ , may be used for a differential output application:

$$P_{Dmax} = \frac{2V_{DD}^2}{\pi^2 R_L} \tag{6}$$

 $P_{Dmax}$  for a 5-V, 8- $\Omega$  system is 0.64 W.

The maximum ambient temperature depends on the heat sinking ability of the PCB system. The derating factor for the 3 mm x 3 mm DRB package is shown in the dissipation rating table. Converting this to  $\Theta_{JA}$ :

$$\Theta_{JA} = \frac{1}{\text{Derating Factor}} = \frac{1}{0.0218} = 45.9^{\circ}\text{C/W}$$
(7)

Given  $\Theta_{JA}$ , the maximum allowable junction temperature, and the maximum internal dissipation, the maximum ambient temperature can be calculated with the following equation. The maximum recommended junction temperature for the TPA6204A1 is 150°C.

$$T_A Max = T_J Max - \Theta_{JA} P_{Dmax}$$
 (8)  
= 150 - 45.9(0.64) = 120.6°C

Equation (8) shows that the maximum ambient temperature is 120.6°C (package limited to 85°C) at maximum power dissipation with a 5-V supply.

Table 2 shows that for most applications no airflow is required to keep junction temperatures in the specified range. The TPA6204A1 is designed with thermal protection that turns the device off when the junction temperature surpasses 150°C to prevent damage to the IC. In addition, using speakers with an impedance higher than  $8-\Omega$  dramatically increases the thermal performance by reducing the output current.

Table 2. Efficiency and Maximum Ambient Temperature vs Output Power in 3.6-V 8-Ω BTL Systems

Output Power (W)	Efficiency (%)	Internal Dissipation (W)	Power From Supply (W)	Max Ambient Temperature (2) (°C)
0.1	27.6	0.262	0.36	85
0.2	39.0	0.312	0.51	85
0.5	61.7	0.310	0.81	85
0.6	67.6	0.288	0.89	85

<sup>(1)</sup> DRB package

Table 3. Efficiency and Maximum Ambient Temperature vs Output Power in 5-V 8- $\Omega$  Systems

Output Power (W)	Efficiency Internal Dissipation (W)		Power From Supply (W)	Max Ambient Temperature (2) (°C)	
0.5	44.4	0.625	1.13	85	
1	62.8	0.592	1.60	85	
1.36	1.36 73.3		1.86	85	
1.7	81.9	0.375	2.08	85	

<sup>(1)</sup> DRB package

<sup>(2)</sup> Package limited to 85°C ambient

<sup>(2)</sup> Package limited to 85°C ambient



#### **PCB LAYOUT**

It is important to keep the TPA6204A1 external components very close to the TPA6204A1 to limit noise pickup.

#### 8-Pin QFN (DRB) Layout

Use the following land pattern for board layout with the 8-pin QFN (DRB) package. Note that the solder paste should use a hatch pattern to fill solder paste at 50% to ensure that there is not too much solder paste under the package.




Figure 19. TPA6204A1 8-Pin QFN (DRB) Board Layout (Top View)





com 6-Dec-2006

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPA6204A1DRB	ACTIVE	SON	DRB	8	121	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPA6204A1DRBG4	ACTIVE	SON	DRB	8	121	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPA6204A1DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPA6204A1DRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## DRB (S-PDSO-N8)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- Metalized features are supplier options and may not be on the package.






#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

## DRB (S-PDSO-N8)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265